


Familias Lógicas

Introducción a los Sistemas
Lógicos y Digitales
2017


Crecimiento del tráfico global del protocolo de internet



Source: Cisco Visual Networking Index: Forecast and Methodology, 2008–2013, 2009

Necesidad de tecnologías más rápidas, de menor consumo y mayor densidad de integración

Evolución de la densidad de integración



Familias Lógicas

Las Familias Lógicas son tecnologías que permiten implementar las funciones tanto lógicas como matemáticas en el sistema binario.

CLASIFICACIÓN:

Dependiendo de la tecnología empleada:

BIPOLAR

Lógica TTL (Transistor-Transistor Logic).
Lógica ECL (Emitter-Coupled Logic).
CML (Current Mode Logic)

MOS

Lógica CMOS (Complementary Metal-Oxide Semiconductor).
LVDS (Low Voltage Differential Signaling)

BIPOLAR-MOS



Lógica BiCMOS.

OTRAS


Lógica GaAs (Galio-Arsénico), etc..
Lógica eléctrica (relays, llaves, etc.).
Lógica neumática.
Lógica óptica...ETC...

NOTA: Aquí se tratarán los primeros 3 grupos.

Velocidad de respuesta infinita (retardos nulos)




Consumo de energía nulo



Esto requiere que el dispositivo no consuma corriente de la fuente de alimentación. Además impone otra condición y es que si hay una carga conectada a la salida del mismo la misma debe ser infinita para no "pedirle" corriente al circuito.


Inmunidad al ruido del 50% de la tensión de alimentación



Mientras la señal de entrada no supere los $V_{CC}/2$ Volts el inversor sigue reconociendo el "0" a su entrada.


Lo mismo sucede para el "1". De esta manera se tiene un "Márgen de ruido" de $V_{CC}/2$ ó 50% para cada nivel lógico. Es el márgen máximo que se puede obtener.

NOTA: Aquí no se considera el concepto de Schmitt Trigger que se planteará luego.




Capacidad de carga infinita:

La tensión de salida no varía con la carga.




Impedancia de entrada infinita:




La impedancia de entrada al ser infinita no consume corriente de la fuente a la cual esté conectada.



Familias Lógicas


EVOLUCIÓN DE LAS TECNOLOGÍAS DE SEMICONDUCTORES DIGITALES





Aquí cuando $A = B = "0"$
y $C = "1"$ → La tensión en
 $S = 0$ Volts si las R son iguales.

Esta lógica no permite cascadas de compuertas ni puede resolver negaciones. Necesita fuente partida (+V y -V)



Esta lógica permite realizar negaciones → implementa cualquier función. Como hay ganancia de tensión permite cascada de compuertas. Problemas serios por tener un margen de ruido pequeño y retardos elevados. Además requiere fuente partida.


PRÓXIMO PASO → LÓGICA TRANSISTOR-TRANSISTOR (TTL)

Lógica TTL

Evolución

serie 74, serie 74L, serie 74S (Schottky),
serie 74LS (Schottky de bajo consumo),
serie 74ALS, 74F,
versiones de baja tensión de alimentación.

INVERSOR



$$1) V_i = H$$

T_1 modo inverso
 $E \rightarrow C, C \rightarrow E$

$$I_i = \alpha_i I_{c3} \rightarrow I_{b1} \approx I_{b3}$$

\bar{L} muy bajo (0.02)
 para sat. a T_3
 con I_i chica.

$$2) V_i = L \rightarrow V_{BE1} \text{ directa } \approx 0.75V$$

$\rightarrow V_{CE1} \text{ SATURADO} \rightarrow T_3 \text{ OFF}$

$$I_{b3} = I_{b1} + I_{c1}$$


$$V_{CE \text{ SAT}} \approx 0.2V.$$

Desventaja: R_c alta \rightarrow gran retardo.
 R_c baja \rightarrow gran consumo.

Este tipo de configuración permite:

- > Trabajar con fuente simple (+5V).
- > Consumir poca corriente a la entrada (alta impedancia de entrada).
- > Problemas con retardos ya que R_c debe ser pequeña y eso implica gran consumo.


Arreglo TOTEM - POLE :



1) $V_i = H$
 T_1 modo inverso \rightarrow
 T_4 SAT \rightarrow T_3 SAT
 \rightarrow T_2 OFF

2) $V_i = L$
 T_1 SAT \rightarrow
 T_4 OFF \rightarrow T_2 SAT
 \rightarrow T_3 OFF

Etapa de salida eq :




Función del diodo D :


$V_o = L \rightarrow T_4 = T_3 = \text{SAT.}$

$\Rightarrow V_{ce4} = V_{ce3} = 0,20V$


$\rightarrow V_{be2} = 0,75V$
 SATURADO !!




El diodo evita que se sature T2 junto con T3 (T2 debe estar cortado cuando en V_{iH} . Con la inclusión de D, se necesitarían 0,6V adicionales para hacer conducir a T2.



Cualquier entrada en alto satura a $T5$ ó $T6$, y por lo tanto a $T3$.




Porqué se necesitan salidas OPEN COLLECTOR ???




Si se unen salidas TTL y por ejemplo la salida de la compuerta A está en H y la de B en L, circularía una I muy grande que puede dañar a los transistores.

R externa

Función AND





$$E = \overline{(A \cdot B)} \cdot \overline{(C \cdot D)}$$



Salidas con transistores con colector abierto


Función de transferencia idealizada de un inversor TTL



Función de transferencia típica de un inversor con rangos de funcionamiento garantizados por el fabricante



Efecto de incrementar la carga a una compuerta

La tensión en nivel L de la salida irá creciendo a medida que aumenta la corriente de carga. Lo contrario pasa en el nivel H. El resultado es una degradación del margen de ruido.





$$\frac{I_{oHmax}}{I_{oHnorm}} = \frac{400\mu A}{40\mu A} = 10U.L$$

$$\frac{I_{oLmax}}{I_{oLnorm}} = \frac{8.0mA}{1.6mA} = 5U.L$$

$$\frac{I_{iHmax}}{I_{iHnorm}} = \frac{20\mu A}{40\mu A} = 0.5U.L$$


$$\frac{I_{iLmax}}{I_{iLnorm}} = \frac{0.4mA}{1.6mA} = 0.25U.L$$

$$\begin{cases} 1U_{LH} = 40\mu A \\ 1U_{LL} = 1,6mA \end{cases}$$


Márgen de ruido en nivel alto y bajo

Salida de compuerta 1

Entrada de compuerta 2




Lógica de tercer estado (tri-state)





Su función es de gran utilidad en los circuitos de interconexión entre un microprocesador con periféricos ya que estos últimos deben compartir el mismo bus de datos del micro y sólo uno debe estar activo en un dado momento.

Tecnología TTL basada en el empleo de transistores Schottky



Mejora la velocidad de respuesta al evitar la saturación profunda de los transistores.

Circuito de un inversor TTL serie 74 LS



Familia TTL serie 74LS Características Generales

General Characteristics for Schottky TTL Logic (All Maximum Ratings)

Characteristic	Symbol	74LSxxx	Unit
Operating Voltage Range	V_{CC}	$5 \pm 5\%$	Vdc
Operating Temperature Range	T_A	0 to 70	°C
Input Current	I_{IN}	I_{IH}	20
		I_{IL}	-400
Output Drive Standard Output	I_{OH}	-0.4	mA
	I_{OL}	8.0	mA
	I_{SC}	-20 to -100	mA
Buffer Output	I_{OH}	-15	mA
	I_{OL}	24	mA
	I_{SC}	-40 to -225	mA


Speed/Power Characteristics for Schottky TTL Logic⁽¹⁾ (All Typical Ratings)

Characteristic	Symbol	Typ	Unit
Quiescent Supply Current/Gate	I_G	0.4	mA
Power/Gate (Quiescent)	P_G	2.0	mW
Propagation Delay	t_p	9.0	ns
Speed Power Product	—	18	pJ
Clock Frequency (D-F/F)	f_{max}	33	MHz
Clock Frequency (Counter)	f_{max}	40	MHz

NOTES: 1. Specifications are shown for the following conditions:

- a) $V_{CC} = 5.0$ Vdc (AC),
- b) $T_A = 25^\circ\text{C}$,
- c) $C_L = 15$ pF.


Familia TTL serie 74LS – Retardo de propagación vs. Capacidad de carga



SN74LS00

Quad 2-Input NAND Gate

- ESD > 3500 Volts



ON Semiconductor


Formerly a Division of Motorola

<http://onsemi.com>

**LOW
POWER
SCHOTTKY**

GUARANTEED OPERATING RANGES

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	Supply Voltage	4.75	5.0	5.25	V
T_A	Operating Ambient Temperature Range	0	25	70	°C
I_{OH}	Output Current – High			-0.4	mA
I_{OL}	Output Current – Low			8.0	mA



**PLASTIC
N SUFFIX
CASE 646**

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t_{PLH}	Turn-Off Delay, Input to Output		9.0	15	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PHL}	Turn-On Delay, Input to Output		10	15	ns	

SN74LS74A**Dual D-Type Positive Edge-Triggered Flip-Flop****AC CHARACTERISTICS** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$)

Symbol	Parameter	Limits			Unit	Test Conditions	
		Min	Typ	Max			
f_{MAX}	Maximum Clock Frequency	25	33		MHz	Figure 1	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	Clock, Clear, Set to Output		13	25	ns	Figure 1	
			25	40	ns		

AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions	
		Min	Typ	Max			
$t_{W(H)}$	Clock	25			ns	Figure 1	$V_{CC} = 5.0\text{ V}$
$t_{W(L)}$	Clear, Set	25			ns	Figure 2	
t_s	Data Setup Time — HIGH LOW	20			ns	Figure 1	
		20			ns		
t_h	Hold Time	5.0			ns	Figure 1	

CONTADORES BCD Y BINARIO**SN74LS161A SN74LS163A****AC CHARACTERISTICS** ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
f_{MAX}	Maximum Clock Frequency	25	32		MHz	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay Clock to TC		20 18	35 35	ns	
t_{PLH} t_{PHL}	Propagation Delay Clock to Q		13 18	24 27	ns	
t_{PLH} t_{PHL}	Propagation Delay CET to TC		9.0 9.0	14 14	ns	
t_{PHL}	$\overline{\text{MR}}$ or $\overline{\text{SR}}$ to Q		20	28	ns	


AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t_{WCP}	Clock Pulse Width Low	25			ns	$V_{\text{CC}} = 5.0\text{ V}$
t_{W}	$\overline{\text{MR}}$ or $\overline{\text{SR}}$ Pulse Width	20			ns	
t_{s}	Setup Time, other*	20			ns	
t_{s}	Setup Time $\overline{\text{PE}}$ or $\overline{\text{SR}}$	25			ns	
t_{h}	Hold Time, data	3			ns	
t_{h}	Hold Time, other	0			ns	
t_{rec}	Recovery Time $\overline{\text{MR}}$ to CP	15			ns	

*CEP, CET, or DATA

MAS RAPIDO QUE LS
MAYOR MNoise

NAND de 2 entradas ALS



MAS RAPIDO
QUE ALS

NAND de 2 entradas FAST




Tabla de comparación entre subfamilias TTL

TTL Family Comparisons

General Characteristics for Schottky TTL Logic
(ALL MAXIMUM RATINGS)

Characteristic	Symbol	LS		ALS			FAST		Units
		54LSxxx	74LSxxx	54ALSxxx	74ALSxxx		54Fxxx	74Fxxx	
Operating Voltage Range	V _{CC}	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 5%	V _{dc}
Operating Temperature Range	T _A	-55 to 125	0 to 70	-55 to 125	0 to 70	0 to 70	-55 to 125	0 to 70	°C
Input Current	I _{IN} ^{I_{IHI}}	20	20	20	20	20	20	20	μA
	I _{IN} ^{I_{IL}}	-400	-400	-100	-100	-100	-600	-600	
Output Drive Standard Output	I _{OH}	-0.4	-0.4	-0.4	-0.4	-0.4	-1.0	-1.0	mA
	I _{OL}	4.0	8.0	4.0	8.0	8.0	20	20	mA
	I _{SC}	-20 to -100	-20 to -100	-25 to -150	-25 to -150	-25 to -150	-60 to -150	-60 to -150	mA
Buffer Output	I _{OH}	-12	-15	-12	-15	-15	-12	-15	mA
	I _{OL}	12	24	12	24	24	48	64	mA
	I _{SC}	-40 to -225	-40 to -225	-50 to -225	-50 to -225	-50 to -225	-100 to -225	-100 to -225	mA
Buffer Line Driving Capability: Minimum R _L into 2.5 V		178	84	178	84	84	43	32	Ω
	Minimum R _L into 5.0 V	381	189	381	189	189	95	71	Ω

Tabla de comparación entre subfamilias TTL

Speed/Power Characteristics for Schottky TTL Logic(1)

[ALL TYPICAL RATINGS]

Characteristic	Symbol	LS	ALS	FAST	Units
Quiescent Supply Current/Gate	I_G	0.4	0.2	1.1	mA
Power/Gate (Quiescent)	P_G	2.0	1.0	5.5	mW
Propagation Delay	t_p	9.0	5.0	3.7	ns
Speed Power Product	—	18	5.0	19.2	pJ
Clock Frequency (D-F:F)	f_{max}	33	35	125	MHz
Clock Frequency (Counter)	f_{max}	40	45	125	MHz

La serie FAST (74F) es la subfamilia más rápida TTL pero también de más consumo.

Le sigue la ALS (74ALS) y luego por último la LS (74LS).

La más popular y económica que todavía sigue consiguiéndose con facilidad a precio bajo es la LS.

Lógica CMOS

Evolución:

Serie 4000, serie 4000UB-4000B,
Serie 74C, serie 74HC-74HCT, serie 74AC-74ACT,
Serie 74AHC-74AHCT, etc..
Versiones de baja tensión de alimentación.

Lógica CMOS

Serie 4000

Es la mas antigua de CMOS.

Sus mayores ventajas son:

Extremado bajo consumo.

Alta inmunidad al ruido.

Alto Fan-out.

Rango de tensiones de alimentación amplio (3 V a 18V).

Principal desventaja: Velocidad.



En la actualidad viene en dos versiones: 4xxx**UB** y 4xxx**B**.

La primera, **UB** (unbuffered) es mas rápida pero con poca capacidad de corriente de salida.



La segunda, **B** (buffered) es mas lenta pero tiene mayor corriente para alimentar cargas TTL ya que posee un driver a la salida (generalmente un inversor) con lo cual hay que negar dos veces y eso hace mas lento al circuito.

Circuito de un inversor CMOS


Inversor CMOS




Inversor CMOS




Circuito de un inversor CMOS



Respuesta idealizada






FUNCIÓN DE TRANSFERENCIA REAL DE HOJAS DE DATOS DE ALGUNAS COMPUERTAS CMOS SERIE 4000 para 3 niveles de tensión de alimentación V_{DD} : 5, 10 y 15 V y con temperatura ambiente estable en 25°C .

Qué funciones lógicas puede representar este tipo de respuesta ...??

Márgen de ruido en CMOS



Ecuaciones del MOSFET canal N

o Región de corte: $I_{ds} = 0$ para $V_{gs} - V_T < 0$

o Región lineal:

$$I_{ds} = \mu C_{ox} \cdot \frac{W}{L} \cdot \left[(V_{gs} - V_T) \cdot V_{ds} - \frac{V_{ds}^2}{2} \right] \cdot (1 + \lambda \cdot V_{ds})$$

$$\text{para } 0 < V_{ds} < V_{gs} - V_T$$

o Capacidad del óxido

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad (\text{F/m}^2)$$

→ espesor

o Región de saturación:

$$I_{ds} = \frac{\mu C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{gs} - V_T)^2 \cdot (1 + \lambda V_{ds}) \quad \text{para } V_{ds} > V_{gs} - V_T$$

Retardo de propagación

$$t_{PLH} = \frac{C_L \cdot V_{dd}}{k_p (V_{dd} - |V_{TP}|)^2} \approx \frac{C_L}{k_p \cdot V_{dd}} \rightarrow \propto 1/L_p$$

$$t_{PHL} = \frac{C_L \cdot V_{dd}}{k_n (V_{dd} - |V_{TN}|)^2} \approx \frac{C_L}{k_n \cdot V_{dd}} \rightarrow \propto 1/L_n$$

$$t_p \approx \frac{1}{2} (t_{PLH} + t_{PHL}) = \frac{C_L}{2 \cdot V_{dd}} \cdot \left(\frac{1}{k_n} + \frac{1}{k_p} \right)$$

Para reducir retardos:

- REDUCIR C_L
- INCREMENTAR k_n y k_p
 \Rightarrow aumentar $W/L \Rightarrow I_{DS} \uparrow$

Inversor CMOS

Disipación de potencia dinámica

- Función del tamaño del transistor
(Capacidades de GATE y parásitas)

- Para reducir P_d se puede:

o Reducir C_L

o Reducir V_{dd} \Rightarrow MAS EFECTIVO

o Reducir freq.


$$E = \frac{1}{2} C_L \cdot V_{dd}^2$$

$$P = 2 \cdot f \cdot E = f \cdot C_L \cdot V_{dd}^2$$


Márgenes de ruido en CMOS standard para 5 volts de alimentación

Salida de una compuerta

Entrada de otra compuerta




Estructuras simples de compuertas CMOS (caso NAND)




Estructuras simples de compuertas CMOS (caso NOR y tercer estado)

NOR 2 entradas



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


Inversor TRI-STATE



E	Y
0	ALTA Z
1	A

Compuertas CMOS complejas

Función: $Y = \overline{D \cdot (A+B+C)}$




$$\overline{D + \overline{A} \cdot \overline{B} \cdot \overline{C}} = Y = \overline{\overline{D \cdot (A+B+C)}} = \overline{D \cdot (A+B+C)}$$

$$= \overline{D} + \overline{(A+B+C)} = \overline{D} + \overline{A} \cdot \overline{B} \cdot \overline{C}$$

$$D \cdot (A+B+C) = \overline{Y}$$

Ciertas funciones se pueden implementar con un solo bloque de retardos .
En TTL exigiría 3 niveles de compuertas ...!!!!!!


Compuertas CMOS complejas



La regla de diseño es que la función implementada con los PMOS para lograr la $F = '1'$, debe tener otra función \bar{F} implementada con los NMOS.

Estructura Pass-gate (compuerta de paso)

Compuerta de paso CMOS - SWITCH CMOS -



C	A	Y
0	0	?
0	1	?
1	0	BUEN 0
1	1	BUEN 1

} ALTA Z
} NO INVERSOR

Funcionamiento de compuerta tipo pass-gate

Transición de entrada de 0 a 1

NMOS: trabaja como seguidor por fuente
 $V_{gs} = V_{ds}$ siempre.

Cuando $V_{out} < V_{dd} - V_{tn}$ → SATURA


Cuando $V_{out} > V_{dd} - V_{tn}$ → CORTA

PMOS: trabaja como fuente de corriente

Cuando $V_{out} < |V_{tp}|$ → SATURA

Cuando $V_{out} > V_{tp}$ → FUNC. LINEAL

CIRCUITO EQUIVALENTE



Transición de entrada de 1 a 0

NMOS: trabaja como fuente de corriente

Cuando $V_{out} > V_{dd} - V_{tn}$ → SATURA


Cuando $V_{out} < V_{dd} - V_{tn}$ → FUNC. LIN.

PMOS: trabaja como seguidor por fuente

$V_{gs} = V_{ss}$ siempre


Cuando $V_{out} > |V_{tp}|$ → SATURA

Cuando $V_{out} < V_{tp}$ → CORTA



MUX basado en compuertas pass-gate


MULTIPLEXER 2:1



S	Y
0	A
1	B

OR EXCLUSIVA

OR-EXCL basada en pass-gate




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Dado el muy bajo consumo se tiene la posibilidad de "colgar" compuertas alimentadas de otras. Esto permite por ejemplo hacer una Or-Exclusiva.


MAS SIMPLE, MENOR RETARDO QUE

USANDO :



Total : 14 trs, contra
6 trs


FLIP-FLOP TIPO D disparado por flanco ascendente



Implementación de un FF tipo "D" disparado por flanco ascendente.

Tiene una configuración tipo master-salve, es decir, dos bloques idénticos que se activan con niveles de tensión diferentes de CLK.

CLK = 0




CLK = 1




Cómo se puede hacer uno que sea sensible al otro flanco..??

Dos posibilidades para lograr compuertas con tercer estado (tri-state)



DISABLE = 0 → CONDUCE
DISABLE = 1 → OFF



baja capacidad de corriente



MC14001UB, MC14011UB

UB-Suffix Series CMOS Gates

The UB Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired. The UB set of CMOS gates are inverting non-buffered functions.

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linear and Oscillator Applications
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Double Diode Protection on All Inputs
- Pin-for-Pin Replacements for Corresponding CD4000 Series UB Suffix Devices

Characteristic	Symbol	V _{DD} Vdc	- 55°C		25°C			125°C		Unit		
			Min	Max	Min	Typ ^(3.)	Max	Min	Max			
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc	
		10	—	0.05	—	0	0.05	—	0.05			
15		—	0.05	—	0	0.05	—	0.05	—			
V _{in} = 0 or V _{DD}	"1" Level	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc	
		10	9.95	—	9.95	10	—	9.95	—	—		
		15	14.95	—	14.95	15	—	14.95	—	—		
Input Voltage (V _O = 4.5 Vdc) (V _O = 9.0 Vdc) (V _O = 13.5 Vdc)	"0" Level	V _{IL}	5.0	—	1.0	—	2.25	1.0	—	1.0	Vdc	
			10	—	2.0	—	4.50	2.0	—	2.0		
			15	—	2.5	—	6.75	2.5	—	2.5		
	(V _O = 0.5 Vdc) (V _O = 1.0 Vdc) (V _O = 1.5 Vdc)	"1" Level	I _{IH}	5.0	4.0	—	4.0	2.75	—	4.0	—	Vdc
				10	8.0	—	8.0	5.50	—	8.0	—	
				15	12.5	—	12.5	8.25	—	12.5	—	
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	I _{OH}	5.0	- 1.2	—	- 1.0	- 1.7	—	- 0.7	—	mAdc	
			5.0	- 0.25	—	- 0.2	- 0.36	—	- 0.14	—		
			10	- 0.62	—	- 0.5	- 0.9	—	- 0.35	—		
			15	- 1.8	—	- 1.5	- 3.5	—	- 1.1	—		
	(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
				10	1.6	—	1.3	2.25	—	0.9	—	
		15	4.2	—	3.4	8.8	—	2.4	—			
Input Current	I _{in}	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	µAdc		
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF		
Quiescent Current (Per Package)	I _{DD}	5.0	—	0.25	—	0.0005	0.25	—	7.5	µAdc		
		10	—	0.5	—	0.0010	0.5	—	15			
		15	—	1.0	—	0.0015	1.0	—	30			
Total Supply Current ^(4.) ^(5.) (Dynamic plus Quiescent, Per Gate C _L = 50 pF)	I _T	5.0	I _T = (0.3 µA/kHz) f + I _{DD} /N							µAdc		
	10	I _T = (0.6 µA/kHz) f + I _{DD} /N										
	15	I _T = (0.8 µA/kHz) f + I _{DD} /N										


MC14001UB, MC14011UB

SWITCHING CHARACTERISTICS (6.) ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V_{DD} Vdc	Min	Typ (7.)	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	t_{TLH}	5.0 10 15	— — —	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t_{THL}	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 22 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.50 \text{ ns/pF}) C_L + 15 \text{ ns}$	t_{PLH}, t_{PHL}	5.0 10 15	— — —	90 50 40	180 100 80	ns


4 x NOR2

MC14001UB CIRCUIT SCHEMATIC



1/4 NAND2

MC14011UB CIRCUIT SCHEMATIC
(1/4 of Device Shown)



MC14001B Series

alta capacidad
de corriente

B-Suffix Series CMOS Gates

MC14001B, MC14011B, MC14023B,
MC14025B, MC14071B, MC14073B,
MC14081B, MC14082B

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range.
- Double Diode Protection on All Inputs Except: Triple Diode Protection on MC14011B and MC14081B
- Pin-for-Pin Replacements for Corresponding CD4000 Series B Suffix Devices

Characteristic	Symbol	V _{DD} Vdc	- 55°C		25°C			125°C		Unit	
			Min	Max	Min	Typ (3.)	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
			10	—	0.05	—	0	0.05	—	0.05	
			15	—	0.05	—	0	0.05	—	0.05	
	"1" Level	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
			10	9.95	—	9.95	10	—	9.95	—	
			15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
			10	—	3.0	—	4.50	3.0	—	3.0	
			15	—	4.0	—	6.75	4.0	—	4.0	
	"1" Level	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
			10	7.0	—	7.0	5.50	—	7.0	—	
			15	11	—	11	8.25	—	11	—	
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	I _{OH}	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
			5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	
			10	-1.6	—	-1.3	-2.25	—	-0.9	—	
	Sink	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
			10	1.6	—	1.3	2.25	—	0.9	—	
			15	4.2	—	3.4	8.8	—	2.4	—	
Input Current	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc	
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF	
Quiescent Current (Per Package)	I _{DD}	5.0	—	0.25	—	0.0005	0.25	—	7.5	μAdc	
		10	—	0.5	—	0.0010	0.5	—	15		
		15	—	1.0	—	0.0015	1.0	—	30		
Total Supply Current (4.) (5.) (Dynamic plus Quiescent, Per Gate, C _L = 50 pF)	I _T	5.0	I _T = (0.3 μA/kHz) f + I _{DD} /N							μAdc	
		10	I _T = (0.6 μA/kHz) f + I _{DD} /N								
		15	I _T = (0.9 μA/kHz) f + I _{DD} /N								


MC14001B Series

B-SERIES GATE SWITCHING TIMES

SWITCHING CHARACTERISTICS (6.) ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V_{DD} Vdc	Min	Typ (7.)	Max	Unit
Output Rise Time, All B-Series Gates $t_{TLH} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$	t_{TLH}	5.0 10 15	— — —	100 50 40	200 100 80	ns
Output Fall Time, All B-Series Gates $t_{THL} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$	t_{THL}	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time MC14001B, MC14011B only $t_{PLH}, t_{PHL} = (0.90 \text{ ns/pF}) C_L + 80 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.36 \text{ ns/pF}) C_L + 32 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.26 \text{ ns/pF}) C_L + 27 \text{ ns}$ All Other 2, 3, and 4 Input Gates $t_{PLH}, t_{PHL} = (0.90 \text{ ns/pF}) C_L + 115 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.36 \text{ ns/pF}) C_L + 47 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.26 \text{ ns/pF}) C_L + 37 \text{ ns}$ 8-Input Gates (MC14068B, MC14078B) $t_{PLH}, t_{PHL} = (0.90 \text{ ns/pF}) C_L + 155 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.36 \text{ ns/pF}) C_L + 62 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.26 \text{ ns/pF}) C_L + 47 \text{ ns}$	t_{PLH}, t_{PHL}	5.0 10 15 5.0 10 15 5.0 10 15	— — — — — — — — —	125 50 40 160 65 50 200 80 60	250 100 80 300 130 100 350 150 110	ns


MC14001B, MC14071B
One of Four Gates Shown



*Inverter omitted in MC14001B

OR2 ó NOR2


MC14025B
One of Three Gates Shown




OR3 ó NOR3

*Inverter omitted in MC14025B

MC14023B, MC14073B
One of Three Gates Shown



MC14011B, MC14081B
One of Four Gates Shown




MC14016B

Quad Analog Switch/ Quad Multiplexer

The MC14016B quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each MC14016B consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise — $12 \text{ nV}/\sqrt{\text{Cycle}}$, $f \geq 1.0 \text{ kHz}$ typical
- Pin-for-Pin Replacements for CD4016B, CD4066B (Note improved transfer characteristic design causes more parasitic coupling capacitance than CD4016)
- For Lower R_{ON} , Use The HC4016 High-Speed CMOS Device or The MC14066B
- This Device Has Inputs and Outputs Which Do Not Have ESD Protection. Antistatic Precautions Must Be Taken.




Compuerta pass-gate

MC14007UB


Dual Complementary Pair Plus Inverter

The MC14007UB multi-purpose device consists of three N-channel and three P-channel enhancement mode devices packaged to provide access to each device. These versatile parts are useful in inverter circuits, pulse-shapers, linear amplifiers, high input impedance amplifiers, threshold detectors, transmission gating, and functional gating.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4007A or CD4007UB
- This device has 2 outputs without ESD Protection. Anti-static precautions must be taken.



INPUT	OUTPUT CONDITION
1	A = C, B = OPEN
0	A = B, C = OPEN



Substrates of P-channel devices internally connected to V_{DD} ; substrates of N-channel devices internally connected to V_{SS} .

Lógica CMOS

Serie 74XX

Es la mas nueva y actual de CMOS.

Sus mayores ventajas son:

Bajo consumo respecto a las versiones de TTL LPS (Low Power Schottky).

Mayor inmunidad al ruido.

Rango de tensiones de alimentación medio (3 V a 6 V).

Velocidad comparable a TTL LS (depende de las versiones).


En la actualidad tenemos varias versiones:

74HC y 74AC (compatibles con CMOS con rango reducido de V_{cc}).

74HCT y 74ACT (compatibles con TTL en 5 Volts)

Versiones de baja tensión (74AHC, 74LCX, 74LVX, 74ALCX, etc.)

NOTA: Las denominaciones cambian dependiendo del fabricante.



7.1 Function table

Table 4: Function table [1]

Input				Output			
$n\bar{S}D$	$n\bar{R}D$	nCP	nD	nQ	$n\bar{Q}$	nQ_{n+1}	$n\bar{Q}_{n+1}$
L	H	X	X	H	L	L	H
H	L	X	X	L	H	H	L
L	L	X	X	H	H	-	-
H	H	↑	L	-	-	L	H
H	H	↑	H	-	-	H	L


- [1] H = HIGH voltage level;
 L = LOW voltage level;
 ↑ = LOW-to-HIGH transition;
 Q_{n+1} = state after the next LOW-to-HIGH CP transition;
 X = don't care.

FLIP-FLOP TIPO "D"
 sensible a flanco
 ascendente con
 entradas de set y reset


Symbol	Parameter	Test conditions	Min	Typ	Max	Unit	
$T_{amb} = 25\text{ °C}$ [1]							
t_{PHL}, t_{PLH}	propagation delay nCP to nQ, n \bar{Q}	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$; see Figure 7					
		$C_L = 15\text{ pF}$	-	5.2	11.9	ns	
		$C_L = 50\text{ pF}$	-	7.4	15.4	ns	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$; see Figure 7					
		$C_L = 15\text{ pF}$	-	3.7	7.3	ns	
		$C_L = 50\text{ pF}$	-	5.2	9.3	ns	
		n \bar{SD} , n \bar{RD} to nQ, n \bar{Q}	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$; see Figure 8				
	$C_L = 15\text{ pF}$		-	5.4	12.3	ns	
		$C_L = 50\text{ pF}$	-	7.7	15.8	ns	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$; see Figure 8					
	$C_L = 15\text{ pF}$	-	3.7	7.7	ns		
	$C_L = 50\text{ pF}$	-	5.3	9.7	ns		
f_{max}	maximum clock pulse frequency	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$; see Figure 7					
		$C_L = 15\text{ pF}$	80	125	-	MHz	
		$C_L = 50\text{ pF}$	50	75	-	MHz	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$; see Figure 7					
		$C_L = 15\text{ pF}$	130	170	-	MHz	
		$C_L = 50\text{ pF}$	90	115	-	MHz	
t_w	pulse width	clock pulse HIGH or LOW	$C_L = 50\text{ pF}$; see Figure 7				
			$V_{CC} = 3.0\text{ V to }3.6\text{ V}$	6.0	-	-	ns
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	5.0	-	-	ns	
	set or reset pulse LOW	$C_L = 50\text{ pF}$; see Figure 8	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$	6.0	-	-	ns
			$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	5.0	-	-	ns

Hay anchos mínimos de pulso que se deben respetar

Diagramas de tiempo: Salidas vs. reloj




Diagramas de tiempo: Salidas vs. entradas asincrónicas



$$P = (\overline{J} \cdot \overline{Q}) + (\overline{\overline{K} + \overline{Q}})$$

74HC/HCT107

Dual JK flip-flop with reset;
negative-edge trigger



FLIP-FLOP "JK" disparado
por flanco descendente
con reset

7Z93190.1

$$\text{Si } J = \overline{K} \Rightarrow P = (\overline{J} \cdot \overline{Q}) + (\overline{\overline{K} + \overline{Q}}) = (J + Q) \cdot (J + \overline{Q}) = J \text{ (Funciona como "D")}$$

$$\text{Si } J = K \Rightarrow P = (\overline{J} \cdot \overline{Q}) + (\overline{\overline{J} + \overline{Q}}) = (J + Q) \cdot (\overline{J} + \overline{Q}) = J \oplus Q \text{ (Funciona como "T")}$$

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS		
		74HC							V_{CC} (V)	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
t_{PHL}/t_{PLH}	propagation delay $n\overline{CP}$ to nQ		52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig.6
t_{PHL}/t_{PLH}	propagation delay $n\overline{CP}$ to n \overline{Q}		52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig.6
t_{PHL}/t_{PLH}	propagation delay $n\overline{R}$ to nQ, n \overline{Q}		52 19 15	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.7
t_{THL}/t_{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.6
t_w	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.6
t_w	reset pulse width LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7
t_{rem}	removal time $n\overline{R}$ to n \overline{CP}	60 12 10	19 7 6		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.7
t_{su}	set-up time nJ, nK to n \overline{CP}	100 20 17	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.6
t_h	hold time nJ, nK to n \overline{CP}	3 3 3	-6 -2 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig.6
f_{max}	maximum clock pulse frequency	6.0 30 35	23 70 85		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.6


FUNCTION TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	$n\bar{R}$	$n\bar{CP}$	J	K	Q	\bar{Q}
asynchronous reset	L	X	X	X	L	H
toggle	H	↓	h	h	\bar{q}	q
load "0" (reset)	H	↓	l	h	L	H
load "1" (set)	H	↓	h	l	H	L
hold "no change"	H	↓	l	l	q	\bar{q}



Note

- H = HIGH voltage level
 h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition
 L = LOW voltage level
 l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition
 q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW CP transition
 X = don't care
 ↓ = HIGH-to-LOW CP transition

Comparación de velocidad vs. tensión de alimentación (Vdd)




Función de transferencia compuertas Schmitt-Trigger




Permite mayor inmunidad al ruido al existir una histéresis (V_H).

Función de transferencia series HC y HCT



HCT es una versión CMOS que compatibiliza los niveles de tensiones de entrada como TTL, lo que permite conectar a una salida TTL una entrada CMOS 74HCT de igual tensión de alimentación.

Rangos de Vdd en subfamilias CMOS



Familias Lógicas

Comparación de tecnologías en 3,3 V

3.3-V
Logic

	V _{CC} (V)	V _{CC} Range	t _{pd} max (ns)	I/O Tolerance (V)	Input Compatibility	Output Compatibility	Port	I _{OH} (max) (mA)	I _{OL} (max) (mA)	Static Current I _{CC} (μA)	Isolation Level*
Bipolar											
ALB	3.3	3.0 to 3.6	2.0	V _{CC} + 0.5	Custom	Custom	Both	±25	25	800	0
BiCMOS											
ALVT	3.3	2.3 to 3.6	3.5	5	LVTTTL/TTL	LVTTTL	Both	±8	24	4.5 mA	2
LVT	3.3	2.7 to 3.6	3.5	5	LVTTTL/TTL	LVTTTL	Both	±32	64	190	2
VME	3.3	3.15 to 3.45	14.5	5	LVTTTL/TTL	LVTTTL/TTL	A B	±24 ±48	24 64	30 mA	3
CMOS											
ALVC	3.3	1.65 to 3.6	3.0	V _{CC}	LVTTTL/TTL	LVCMOS	Both	±24	24	20	0
ALVCF	3.3	2.3 to 3.6	3.5	V _{CC}	LVTTTL/TTL	LVCMOS	Both	±12	12	40	0
AUP1G/2G/3G	3.3	0.8 to 3.6	4.0	3.6	LVCMOS	LVCMOS	Both	±4	4	0.9	1
CBTLV	3.3	2.3 to 3.6	0.25	3.6	LVCMOS	LVCMOS	Both	N/A	N/A	10	1
CBTLV1G	3.3	2.3 to 3.6	0.25	3.6	LVCMOS	LVCMOS	Both	N/A	N/A	10	1
CB3Q	3.3	2.3 to 3.6	0.2	5	LVTTTL/TTL	LVTTTL/TTL	Both	N/A	N/A	0.7 mA	1
CB3T	3.3	2.3 to 3.6	0.2	5	TTL	TTL	Both	N/A	N/A	40	1
GTL	3.3	3.15 to 3.45	6.5	5	LVTTTL/TTL	GTL	A	±24	24	80 mA	1
					GTL	LVTTTL/TTL	B	N/A	50		
GTLP	3.3	3.15 to 3.45	7.7	5	LVTTTL/TTL	GTLP	A	±24	24	40 mA	3
				4.6	GTLP	LVTTTL/TTL	B	N/A	100		
HSTL	3.3	3.15 to 3.45	5.0	3.3	HSTL	LVTTTL	D	N/A	N/A	50 mA	0
				N/A	N/A	LVTTTL	Q	±24	24		
LV-A	3.3	2.0 to 5.5	14.0	5	LVCMOS	LVTTTL	Both	±8	8	20	1
LVC	3.3	1.65 to 3.6	4.0	5.5	LVTTTL/TTL	LVCMOS	Both	±24	24	10	1
LVC1G/2G/3G	3.3	1.65 to 5.5	3.5	5.5	LVTTTL	LVTTTL	Both	±24	24	10	1
LVCZ	3.3	2.7 to 3.6	4.0	5.5	LVTTTL/TTL	LVCMOS	Both	±24	24	60	2
SSTL	3.3	2.3 to 3.6	3.7	3.3	SSTL_3	SSTL_3	D/A	N/A	N/A	90 mA	0
				N/A	N/A	SSTL_3	Q/Y	±20	20		


Familias Lógicas

Comparación de tecnologías en 2,5 V y 1,8 V

	Technology	V _{CC} (V)	V _{CC} Range	t _{pd} max (ns)	I/O Tolerance (V)	Input Compatibility	Output Compatibility	Port	I _{OH} (max) (mA)	I _{OL} (max) (mA)	Static Current I _{CC} (μA)	Isolation Level*
2.5-V Logic	CMOS											
	AVC	2.5	1.4 to 3.6	2.0	3.6	LVC MOS	LVC MOS	Both	8	8	20	1
	SSTV	2.5	2.3 to 2.7	2.8	3.3	SSTL_2	SSTL_2	D	N/A	N/A	56 mA	0
					N/A	N/A	Class 2	Q	16			
SSTVF	2.5	2.3 to 2.7	2.6	3.3	SSTL_2	SSTL_2	D	N/A	N/A	56 mA	0	
				N/A	N/A	Class 1	Q	16				
1.8-V Logic	CMOS											
	AUC	1.8	0.8 to 2.7	2.0	3.6	LVC MOS	LVC MOS	Both	8	8	10	1
	AUC1G/2G/3G	1.8	0.8 to 2.7	2.0	3.6	LVC MOS	LVC MOS	Both	8	8	10	1
	SSTU	1.8	1.7 to 1.9	2.5	2.3	SSTL_18	SSTL_18	D	N/A	N/A	50 mA	0
N/A					N/A	Q	8					


Familias Lógicas

Rango de tensiones de operación



D \ R	5TTL	5CMOS	3LVTTTL	2.5CMOS	1.8CMOS
5TTL	Yes	No	Yes *	Yes*	Yes*
5 CMOS	Yes	Yes	Yes*	Yes*	Yes*
3 LVTTTL	Yes	No	Yes	Yes*	Yes*
2.5 CMOS	Yes	No	Yes	Yes	Yes*
1.8 CMOS	No	No	No	No	Yes

* Requires V_{IH} Tolerance



- 5-V TTL**
Standard TTL: ABT, AHCT, HCT, ACT, Bipolar
- 5-V CMOS**
Rail-to-Rail 5 V HC, AHC, AC, LV-A
- 3.3-V LVTTTL**
LVT, LVC, ALVC AUP, LV-A, ALVT
- 2.5-V CMOS**
AUC, AUP, AVC, ALVC, LVC, ALVT
- 1.8-V CMOS**
AUC, AUP, AVC, ALVC, LVC

Tecnología ECL

Tecnología ECL

Ventaja: Velocidad y margen de ruido

Desventaja: Fuente negativa de tensión (-5.2V) y elevado Consumo.

Tecnología PECL

Ventaja: Fuente positiva (desplazada a +5V).



Mantiene características de ECL (swing de 800mV)

Tecnología LVPECL

Ventaja: Fuente de +3.3V. Reduce consumo de potencia.



Tecnología ECL

Compuerta OR-NOR en ECL




Tecnología ECL

Compuerta AND-NAND en ECL




Ejemplo de compuerta OR-NOR de 4 entradas ECL serie 10K


GATE CIRCUIT




Función de transferencia general de ECL




MECL10K



MECL10H



Márgenes de ruido para MECL10K/10H



$$\Delta V = \text{High Noise Margin} \left\{ \begin{array}{l} V_{OHA \text{ MIN}}^* \\ V_{IHA \text{ MIN}}^* \end{array} \right.$$


$$\Delta V = \text{Low Noise Margin} \left\{ \begin{array}{l} V_{ILA \text{ MAX}}^* \\ V_{OLA \text{ MAX}}^* \end{array} \right.$$

* $V_{OHA \text{ min}} = V_{OH \text{ min}}$, $V_{OLA \text{ max}} = V_{OL \text{ max}}$, $V_{IHA \text{ min}} = V_{IH \text{ min}}$ and $V_{ILA \text{ max}} = V_{IL \text{ max}}$ for MECL 10H.


Noise Margin Computations

Family	Guaranteed Worst-Case dc Noise Margin (V)	Typical dc Noise Margin (V)
MECL 10H	0.150	0.270
MECL 10K	0.125	0.210


Specification Points for Determining Noise Margin




Formas de onda típicas encontradas en señales de alta velocidad



MECL WAVEFORM TERMINOLOGY



MECL 10K and MECL 10H Rise and Fall Times



MECL Propagation Delay

Familias Lógicas

Compuerta AND-NAND ECL
modelos MC10EP/100EP


MC10EP05, MC100EP05

3.3V / 5V ECL 2-Input Differential AND/NAND

The MC10/100EP05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the EL05 and LVEL05 devices. With AC performance much faster than the LVEL05 device, the EP05 is ideal for applications requiring the fastest AC performance available.

The 100 Series contains temperature compensation.

- 220 ps Typical Propagation Delay
- Maximum Frequency > 3 GHz Typical
- PECL Mode Operating Range: $V_{CC} = 3.0\text{ V}$ to 5.5 V with $V_{EE} = 0\text{ V}$
- NECL Mode Operating Range: $V_{CC} = 0\text{ V}$ with $V_{EE} = -3.0\text{ V}$ to -5.5 V
- Open Input Default State
- Safety Clamp on Inputs
- Q Output Will Default LOW with Inputs Open or at V_{EE}



Puede funcionar como PECL...!

MC10EP05, MC100EP05**3.3V / 5V ECL 2-Input
Differential AND/NAND****100EP DC CHARACTERISTICS, PECL $V_{CC} = 3.3\text{ V}$, $V_{EE} = 0\text{ V}$ (Note 12)**

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	15	25	32	17	27	36	19	28	38	mA
V_{OH}	Output HIGH Voltage (Note 13)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V_{OL}	Output LOW Voltage (Note 13)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V_{IH}	Input HIGH Voltage (Single Ended)	2075		2420	2075		2420	2075		2420	mV
V_{IL}	Input LOW Voltage (Single Ended)	1355		1675	1355		1675	1355		1675	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 14)	2.0		3.3	2.0		3.3	2.0		3.3	V
I_{IH}	Input HIGH Current			150			150			150	μA
I_{IL}	Input LOW Current	D \bar{D}	0.5 -150		0.5 -150			0.5 -150			μA

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

12. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.3 V to -2.2 V.

13. All loading with 50 ohms to V_{CC} -2.0 volts.

14. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

MC10EP05, MC100EP05

3.3V / 5V ECL 2-Input Differential AND/NAND

100EP DC CHARACTERISTICS, PECL $V_{CC} = 5.0\text{ V}$, $V_{EE} = 0\text{ V}$ (Note 15)

Symbol	Characteristic	-40 °C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	15	25	32	17	27	36	19	28	38	mA
V_{OH}	Output HIGH Voltage (Note 16)	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
V_{OL}	Output LOW Voltage (Note 16)	3055	3180	3305	3055	3180	3305	3055	3180	3305	mV
V_{IH}	Input HIGH Voltage (Single Ended)	3775		4120	3775		4120	3775		4120	mV
V_{IL}	Input LOW Voltage (Single Ended)	3055		3375	3055		3375	3055		3375	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 17)	2.0		5.0	2.0		5.0	2.0		5.0	V
I_{IH}	Input HIGH Current			150			150			150	μA
I_{IL}	Input LOW Current	D D	0.5 -150		0.5 -150			0.5 -150			μA

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

15. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +2.0 V to -0.5 V.

16. All loading with 50 ohms to V_{CC} -2.0 volts.

17. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

MC10EP05, MC100EP05

3.3V / 5V ECL 2-Input Differential AND/NAND

100EP DC CHARACTERISTICS, NECL $V_{CC} = 0\text{ V}$, $V_{EE} = -5.5\text{ V to } -3.0\text{ V}$ (Note 18)

Symbol	Characteristic	-40 °C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	15	25	32	17	27	36	19	28	38	mA
V_{OH}	Output HIGH Voltage (Note 19)	-1 145	-1020	-895	-1 145	-1020	-895	-1 145	-1020	-895	mV
V_{OL}	Output LOW Voltage (Note 19)	-1945	-1820	-1695	-1945	-1820	-1695	-1945	-1820	-1695	mV
V_{IH}	Input HIGH Voltage (Single Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V_{IL}	Input LOW Voltage (Single Ended)	-1945		-1625	-1945		-1625	-1945		-1625	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 20)	$V_{EE}+2.0$		0.0	$V_{EE}+2.0$		0.0	$V_{EE}+2.0$		0.0	V
I_{IH}	Input HIGH Current			150			150			150	μA
I_{IL}	Input LOW Current	$\frac{D}{\bar{D}}$	0.5		$\frac{D}{\bar{D}}$	0.5		0.5		-150	μA
			-150			-150				-150	

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

18. Input and output parameters vary 1:1 with V_{CC} .

19. All loading with 50 ohms to $V_{CC}-2.0$ volts.


20. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

MC10EP05, MC100EP05**3.3V / 5V ECL 2-Input
Differential AND/NAND****AC CHARACTERISTICS** $V_{CC} = 0\text{ V}$; $V_{EE} = -3.0\text{ V}$ to -5.5 V or $V_{CC} = 3.0\text{ V}$ to 5.5 V ; $V_{EE} = 0\text{ V}$ (Note 21)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
f_{\max}	Maximum Frequency (See Figure 2. F_{\max}/JITTER)		> 3			> 3			> 3		GHz	
t_{PLH} , t_{PHL}	Propagation Delay to Output Differential	160	210	260	170	220	270	210	260	320	ps	
t_{JITTER}	Cycle-to-Cycle Jitter (See Figure 2. F_{\max}/JITTER)		0.2	< 1		0.2	< 1		0.2	< 1	ps	
V_{PP}	Input Voltage Swing (Differential)	150	800	1200	150	800	1200	150	800	1200	mV	
t_{r} t_{f}	Output Rise/Fall Times (20% - 80%)	Q	70	120	170	80	130	180	100	150	200	ps

21. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 ohms to $V_{CC}-2.0\text{ V}$.

3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset

AC CHARACTERISTICS $V_{CC} = 0\text{ V}$; $V_{EE} = -3.0\text{ V}$ to -5.5 V or $V_{CC} = 3.0\text{ V}$ to 5.5 V ; $V_{EE} = 0\text{ V}$ (Note 21)

Symbol	Characteristic	-40 °C			25°C			85°C			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
f_{\max}	Maximum Frequency (See Figure 5 F_{\max}/JITTER)		> 3.0			> 3.0			> 3.0		GHz	
t_{PLH} , t_{PHL}	Propagation Delay to Output Differential	CLK	300	380	450	350	420	500	400	470	550	ps
		S	275	380	475	300	400	500	350	450	550	
		R	300	400	500	325	420	525	375	470	575	
t_s	Setup Time		100	20		100	20		100	20		ps
t_H	Hold Time		100	20		100	20		100	20		ps
t_{RR}/t_{RR2}	Set/Reset Recovery		150	80		150	80		150	80		ps
t_{PW}	Minimum Pulse Width	Set, Reset	500	300		500	300		500	300		ps
t_{JITTER}	Cycle-to-Cycle Jitter (See Figure 5 F_{\max}/JITTER)			.2	< 1		.2	< 1		.2	< 1	ps
V_{PP}	Input Voltage Swing (Note 22)		150	800	1200	150	800	1200	150	800	1200	mV
t_r t_f	Output Rise/Fall Times (20% - 80%)	Q, \bar{Q}	100	180	250	150	210	300	175	230	325	ps

21. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to $V_{CC}-2.0\text{ V}$.

22. $V_{PP}(\text{min})$ is the minimum input swing for which AC parameters are guaranteed.

Contador binario síncrono ECL MC10EP016/100EP016


AC CHARACTERISTICS $V_{EE} = -3.0\text{ V to }-5.5\text{ V}$; $V_{CC} = 0\text{ V}$ or $V_{CC} = 3.0\text{ V to }5.5\text{ V}$; $V_{EE} = 0\text{ V}$ (Note 25)

Symbol	Characteristic	-40 °C			25 °C			85 °C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{COUNT}	Maximum Frequency Q, \overline{TC} COUT/COUT		> 1 > 800			> 1 > 800			> 1 > 800		GHz MHz
t_{PLH} t_{PHL}	Propagation Delay (10) CLK to Q (10) MR to Q (10) CLK to \overline{TC} (10) MR to \overline{TC} (10) CLK to COUT (10) MR to COUT (100) CLK to Q (100) MR to Q (100) CLK to \overline{TC} (100) MR to \overline{TC} (100) CLK to COUT (100) MR to COUT	300 300 350 250 400 300 350 400 350 400 400 450	460 400 420 350 470 400 500 500 550 550 550 600	600 500 550 450 650 550 650 700 650 700 800 850	350 400 400 350 450 400 400 450 400 450 450 500	500 500 500 450 550 500 590 550 590 600 640	650 600 600 550 700 650 700 750 700 750 800 850	400 450 400 400 450 450 480 520 480 520 530 570	560 580 550 510 600 560 630 670 630 670 680 720	700 700 700 600 700 700 780 820 780 820 880 920	ps
t_{S}	Setup Time Pn \overline{CE} PE TCLD	100 500 500 500	-50 300 300 300		100 500 500 500	-50 300 300 300		100 500 500 500	-50 300 300 300		ps
t_{H}	Hold Time Pn \overline{CE} PE TCLD	100 500 500 500	-50 300 300 300		100 500 500 500	-50 300 300 300		100 500 500 500	-50 300 300 300		ps
t_{JITTER}	Clock Random Jitter (RMS >1000 Waveforms)		2.6	8.5		2.5	8.0		2.5	8.0	ps
t_{RR}	Reset Recovery Time	200	80		200	80		200	80		ps
t_{PW}	Minimum Pulse Width CLK, MR	550	300		550	300		550	300		ps
t_{r} t_{f}	Output Rise/Fall Times 20% - 80%	120	210	320	120	220	320	150	250	450	ps

25. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC} -2.0 V.

Tecnología ECL

Etapa de salida LVPECL




Salida diferencial seguidor por emisor trabajando en zona activa. Permite tiempos de switching muy bajos a costa de un consumo permanente de corriente típico de 14 mA por las resistencias de Terminación de 50 ohms.

Impedancia de los seguidores es muy baja (4-5 ohms) por lo que hay que tener cuidado cuando se trabaj con líneas de transmisión por Posibles desadaptaciones.

Tecnología ECL

Etapa de entrada LVPECL



Entrada diferencial de alta impedancia.


Se requiere levantar la tensión de las entradas con resistencias de pull-up a una tensión de $V_{CC} - 1,3 \text{ V}$ a fin de proveer una tensión de modo común de $2,0 \text{ V}$ (para el caso en que V_{CC} sea de $+3,3\text{V}$).

Tecnología ECL

Especificaciones LVPECL de Tensiones de entrada y salida

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$T_A = 0^\circ\text{C to } +85^\circ\text{C}$	$V_{CC} - 1.025$		$V_{CC} - 0.88$	V
	$T_A = -40^\circ\text{C}$	$V_{CC} - 1.085$		$V_{CC} - 0.88$	V
Output Low Voltage	$T_A = 0^\circ\text{C to } +85^\circ\text{C}$	$V_{CC} - 1.81$		$V_{CC} - 1.62$	V
	$T_A = -40^\circ\text{C}$	$V_{CC} - 1.83$		$V_{CC} - 1.55$	V
Input High Voltage		$V_{CC} - 1.16$		$V_{CC} - 0.88$	V
Input Low Voltage		$V_{CC} - 1.81$		$V_{CC} - 1.48$	V


Terminación en dispositivos PECL-LVPECL



*Note: For +5V systems,
 $R1 = 82\Omega$, $R2 = 130\Omega$


For +2.5V systems,
 $R1 = 250\Omega$, $R2 = 62.5\Omega$

Desacople de DC en dispositivos PECL-LVPECL



Tecnología BiCMOS (Bipolar - CMOS)

Familia ABT




Entrada CMOS para bajo consumo. D1 y Q1 sirven para disminuir la tensión de conmutación entre estados.

El circuito tiene una realimentación para generar histéresis y así aumentar el margen de ruido.

Tecnología BiCMOS

Familia ABT



Salida bipolar para disminuir el swing de tensión entre V_{OH} y V_{OL} . Mayor capacidad de corriente de carga.



Tecnología BiCMOS

Familia ABT

Table 2. Input Current Specifications

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT245		SN74ABT245		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
I_I	$V_{CC} = 5.5\text{ V}, V_I = V_{CC} \text{ or GND}$			± 1		± 1		± 1	μA
I_{OZH}^\dagger	$V_{CC} = 5.5\text{ V}, V_O = 2.7\text{ V}$			50		50		50	μA
I_{OZL}^\dagger	$V_{CC} = 5.5\text{ V}, V_O = 0.5\text{ V}$			-50		-50		-50	μA

† The parameters I_{OZH} and I_{OZL} include the input leakage current.



Función de transferencia




Gráfico de comparación entre Familias lógicas I_{CC} vs. Frec.





Figure 4. Supply Current vs Frequency

Tecnología BiCMOS



Familia ABT



Tiempos de retardo promedio del orden de algunos [ns]

Tecnología BiCMOS

Ejemplo 74ABT16244A: 16 buffer no inversor con tri-state



Familias Lógicas

Comparación de tecnologías en 5 V

5-V
Logic

Technology	V _{CC} (V)	V _{CC} Range	t _{pd} max (ns)	I/O Tolerance (V)	Input Compatibility	Output Compatibility	Port	I _{OH} (max) (mA)	I _{OL} (max) (mA)	Static Current I _{CC} (μA)	Isolation Level*
Bipolar											
ALS	5	4.5 to 5.5	10.0	5	TTL	TTL	Both	⌀15	24	58 mA	0
AS	5	4.5 to 5.5	7.5	5	TTL	TTL	Both	⌀15	64	143 mA	0
74F	5	4.5 to 5.5	6.0	5	TTL	TTL	A B	⌀3 ⌀15	24 64	120 mA	0
LS	5	4.75 to 5.25	12.0	5	TTL	TTL	Both	⌀15	24	95 mA	0
S	5	4.75 to 5.25	9.0	5	TTL	TTL	Both	⌀15	64	180 mA	0
TTL	5	4.75 to 5.25	22.0	5	TTL	TTL	Both	⌀0.4	16	22 mA	0
BiCMOS											
ABT	5	4.5 to 5	3.5	5	LVTTTL/TTL	TTL	Both	⌀32	64	250	1
ABTE	5	4.5 to 5.5	5.2	5	ETL	TTL	A B	⌀60 ⌀12	90 12	48	1
BCT	5	4.5 to 5.5	6.6	5	LVTTTL/TTL	TTL	A B	⌀3 ⌀15	24 64	90 mA	2
CMOS											
AC	5	3.0 to 5.5	6.5	V _{CC} + 0.5	CMOS	CMOS	Both	⌀24	24	40	0
ACT	5	4.5 to 5.5	8.0	V _{CC}	TTL	CMOS	Both	⌀24	24	40	0
AHC	5	2.0 to 5.5	7.5	5.5**	CMOS	CMOS	Both	⌀8	8	40	0
AHC1G	5	2.0 to 5.5	5.0	5.5**	CMOS	CMOS	Both	⌀8	8	10	0
AHCT	5	4.5 to 5.5	7.7	5.5**	TTL	CMOS	Both	⌀8	8	40	0
AHCT1G	5	4.5 to 5.5	5.0	5.5**	TTL	CMOS	Both	⌀8	8	40	0
CBT	5	4.0 to 5.5	0.25	5.5	TTL	TTL	Both	N/A	N/A	3	0
CBT-C	5	4.0 to 5.5	0.25	5.5	TTL	TTL	Both	N/A	N/A	3	1
CBT1G	5	4.0 to 5.5	0.25	5.5	TTL	TTL	Both	N/A	N/A	1	0
CD4K	5,10,15	3.0 to 18.0	⌀	V _{CC}	CMOS	CMOS	Both	⌀0.2, ⌀0.5, ⌀1.4	0.52, 1.3, 3.6	5, 10, 20	0
FB (Q040)	5	⌀ ⌀	8.2	5	LVTTTL/TTL BTL	BTL LVTTTL/TTL	A B	⌀3 N/A	24 100	70 mA	3
FCT	5	4.75 to 5.25	5.3	5	TTL	TTL	Both	⌀15	64	80	0
HC	5	2.0 to 6.0	21.0	V _{CC}	CMOS	CMOS	Both	⌀7.8	7.8	80	0
HCT	5	4.5 to 5.5	30.0	V _{CC}	TTL	CMOS	Both	⌀6	6	80	0

Comparaciones entre familias LS-TTL y CMOS de alta velocidad

FACT	=	24/-24 mA
ALS	=	24/-15 mA
LS	=	8/-0.4 mA @ 4.75 V V_{CC}
HC	=	4/-4 mA

Corriente máxima de salida

FACT	=	2 to 6 V
ALS	=	5 V \pm 10%
LS	=	5 V \pm 5%
HC	=	2 to 6 V

Rango de tensiones de alimentación

FACT	=	1.25/1.25 V
ALS	=	0.4/0.7 V
LS	=	0.3/0.7 V @ 4.75 V V_{CC}
HC	=	0.8/1.25 V

Márgenes de ruido

Familias Lógicas

Comparaciones entre familias LS-TTL y CMOS de alta velocidad


FACT	=	0.1 mW/Gate
ALS	=	1.2 mW/Gate
LS	=	2.0 mW/Gate
HC	=	0.1 mW/Gate

Consumo interno por compuerta

Ejemplo de retardos para un decodificador del tipo 74XX138

FACT	=	6.0 ns @ $C_L = 50$ pF
ALS	=	12.0 ns @ $C_L = 50$ pF
LS	=	22.0 ns @ $C_L = 15$ pF
HC	=	17.5 ns @ $C_L = 50$ pF

Curva general de velocidad vs potencia




NOTA: En estas curvas la sigla FACT corresponde a una línea comercial de CMOS de alta velocidad como la ACT.

SN74LS00

Quad 2-Input NAND Gate

- ESD > 3500 Volts



AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t_{PLH}	Turn-Off Delay, Input to Output		9.0	15	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PHL}	Turn-On Delay, Input to Output		10	15	ns	

MC74HC00A

Quad 2-Input NAND Gate High-Performance Silicon-Gate CMOS

AC CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = t_f = 6$ ns)

Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			-55 to 25°C	≤85°C	≤125°C	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0	75	95	110	ns
		3.0	30	40	55	
		4.5	15	19	22	
		6.0	13	16	19	
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0	75	95	110	ns
		3.0	27	32	36	
		4.5	15	19	22	
		6.0	13	16	19	
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

C _{PD}	Power Dissipation Capacitance (Per Buffer)*	Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V		
		22		
				pF

* Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$. For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

MC74AC00, MC74ACT00

Quad 2-Input NAND Gate High-Performance Silicon-Gate CMOS

AC CHARACTERISTICS ($t_r = t_f = 3.0 \text{ nS}$; $C_L = 50 \text{ pF}$; see Figures 3 and 4 for Waveforms)

Symbol	Parameter	V_{CC}^* (V)	MC74AC00							Unit
			$T_A = +25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$		
			Min	Typ	Max	Min	Max	Min	Max	
t_{PLH}	Propagation Delay	3.3	2.0	7.0	9.5	2.0	10.0	1.0	11.0	ns
		5.0	1.5	6.0	8.0	1.5	8.5	1.0	8.5	
t_{PHL}	Propagation Delay	3.3	1.5	5.5	8.0	1.0	8.5	1.0	9.0	ns
		5.0	1.5	4.5	6.5	1.0	7.0	1.0	7.0	

*Voltage Range 3.3 V is $3.3 \text{ V} \pm 0.3 \text{ V}$.
Voltage Range 5.0 V is $5.0 \text{ V} \pm 0.5 \text{ V}$.

AC CHARACTERISTICS ($t_r = t_f = 3.0 \text{ nS}$; $C_L = 50 \text{ pF}$; see Figures 3 and 4 for Waveforms)

Symbol	Parameter	V_{CC}^* (V)	MC74ACT00							Unit
			$T_A = +25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$		
			Min	Typ	Max	Min	Max	Min	Max	
t_{PLH}	Propagation Delay	5.0	1.5	5.5	9.0	1.0	9.5	1.0	9.5	ns
t_{PHL}	Propagation Delay	5.0	1.5	4.0	7.0	1.0	8.0	1.0	8.0	ns

*Voltage Range 5.0 V is $5.0 \text{ V} \pm 0.5 \text{ V}$.

SN74LS74A

Dual D-Type Positive Edge-Triggered Flip-Flop

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$)

Symbol	Parameter	Limits			Unit	Test Conditions	
		Min	Typ	Max			
f_{MAX}	Maximum Clock Frequency	25	33		MHz	Figure 1	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	Clock, Clear, Set to Output		13	25	ns	Figure 1	
			25	40	ns		

AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions	
		Min	Typ	Max			
$t_{W(H)}$	Clock	25			ns	Figure 1	$V_{CC} = 5.0\text{ V}$
$t_{W(L)}$	Clear, Set	25			ns	Figure 2	
t_s	Data Setup Time — HIGH LOW	20			ns	Figure 1	
		20			ns		
t_h	Hold Time	5.0			ns	Figure 1	

Dual D Flip-Flop with Set and Reset**High-Performance Silicon-Gate CMOS****AC ELECTRICAL CHARACTERISTICS** ($C_L = 50$ pF, Input $t_r = t_f = 6.0$ ns)

Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			- 55 to 25°C	≤ 85°C	≤ 125°C	
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0	6.0	4.8	4.0	MHz
		3.0	15	10	8.0	
		4.5	30	24	20	
		6.0	35	28	24	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Clock to Q or \bar{Q} (Figures 1 and 4)	2.0	100	125	150	ns
		3.0	75	90	120	
		4.5	20	25	30	
		6.0	17	21	26	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Set or Reset to Q or \bar{Q} (Figures 2 and 4)	2.0	105	130	160	ns
		3.0	80	95	130	
		4.5	21	26	32	
		6.0	18	22	27	
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0	75	95	110	ns
		3.0	30	40	55	
		4.5	15	19	22	
		6.0	13	16	19	
C _{in}	Maximum Input Capacitance	—	10	10	10	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

MC74AC74, MC74ACT74

AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

Symbol	Parameter	V _{CC} * (V)	74AC			74AC		Unit	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	100 140	125 160	– –	95 125	– –	MHz	3-3
t _{PLH}	Propagation Delay C _{Dn} or S _{Dn} to Q _n or Q _n	3.3 5.0	5.0 3.5	8.0 6.0	12.5 9.0	4.0 3.0	13.0 10.0	ns	3-6
t _{PHL}	Propagation Delay C _{Dn} or S _{Dn} to Q _n or Q _n	3.3 5.0	4.0 3.0	10.5 8.0	12.0 9.5	3.5 2.5	13.5 10.5	ns	3-6
t _{PLH}	Propagation Delay C _{Pn} to Q _n or Q _n	3.3 5.0	4.5 3.5	8.0 6.0	13.5 10.0	4.0 3.0	16.0 10.5	ns	3-6
t _{PHL}	Propagation Delay C _{Pn} to Q _n or Q _n	3.3 5.0	3.5 2.5	8.0 6.0	14.0 10.0	3.5 2.5	14.5 10.5	ns	3-6

*Voltage Range 3.3 V is 3.3 V ±0.3 V.
Voltage Range 5.0 V is 5.0 V ±0.5 V.

MC74AC74, MC74ACT74

AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Unit	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	145	210	–	125	–	MHz	3–3
t _{PLH}	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Q _n or \overline{Q}_n	5.0	3.0	5.5	9.5	2.5	10.5	ns	3–6
t _{PHL}	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Q _n or \overline{Q}_n	5.0	3.0	6.0	10.0	3.0	11.5	ns	3–6
t _{PLH}	Propagation Delay C _{Pn} to Q _n or \overline{Q}_n	5.0	4.0	7.5	11.0	4.0	13.0	ns	3–6
t _{PHL}	Propagation Delay C _{Pn} to Q _n or \overline{Q}_n	5.0	3.5	6.0	10.0	3.0	11.5	ns	3–6

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

SN74LS161A SN74LS163A

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
f_{MAX}	Maximum Clock Frequency	25	32		MHz	$V_{\text{CC}} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay Clock to TC		20 18	35 35	ns	
t_{PLH} t_{PHL}	Propagation Delay Clock to Q		13 18	24 27	ns	
t_{PLH} t_{PHL}	Propagation Delay CET to TC		9.0 9.0	14 14	ns	
t_{PHL}	$\overline{\text{MR}}$ or $\overline{\text{SR}}$ to Q		20	28	ns	

AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t_{WCP}	Clock Pulse Width Low	25			ns	$V_{\text{CC}} = 5.0 \text{ V}$
t_{W}	$\overline{\text{MR}}$ or $\overline{\text{SR}}$ Pulse Width	20			ns	
t_{s}	Setup Time, other*	20			ns	
t_{s}	Setup Time $\overline{\text{PE}}$ or $\overline{\text{SR}}$	25			ns	
t_{h}	Hold Time, data	3			ns	
t_{h}	Hold Time, other	0			ns	
t_{rec}	Recovery Time $\overline{\text{MR}}$ to CP	15			ns	

*CEP, CET, or DATA

MC74HC161A, MC74HC163A

Presettable Counters High-Performance Silicon-Gate CMOS

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = t_f = 6.0$ ns)

Symbol	Parameter	Fig.	V _{CC} V	Guaranteed Limit			Unit
				- 55 to 25°C	≤ 85°C	≤ 125°C	
f _{max}	Maximum Clock Frequency (50% Duty Cycle)*	1, 7	2.0	6	5	4	MHz
			3.0	15	12	10	
			4.5	30	24	20	
			6.0	35	28	24	
t _{PLH}	Maximum Propagation Delay, Clock to Q	1, 7	2.0	120	160	200	ns
			3.0	75	120	150	
			4.5	20	23	28	
			6.0	16	20	22	
t _{PHL}		1, 7	2.0	145	185	220	ns
			3.0	100	135	150	
			4.5	22	25	30	
			6.0	18	20	23	

Synchronous Presettable Binary Counter

AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

Symbol	Parameter	V _{CC} * (V)	74AC163			74AC163		Unit	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
f _{max}	Maximum Count Frequency	3.3	70	95	–	60	–	MHz	3–3
		5.0	110	140	–	95	–		
t _{PLH}	Propagation Delay CP to Q _n (\overline{PE} Input HIGH or LOW)	3.3	2.0	7.5	12.5	1.5	13.5	ns	3–6
		5.0	1.5	5.5	9.0	1.0	9.5		
t _{PHL}	Propagation Delay CP to Q _n (\overline{PE} Input HIGH or LOW)	3.3	1.5	8.5	12.0	1.5	13.0	ns	3–6
		5.0	1.5	6.0	9.5	1.5	10.0		
t _{PLH}	Propagation Delay CP to TC	3.3	3.0	9.5	15.0	2.5	16.5	ns	3–6
		5.0	2.0	7.0	10.5	1.5	11.5		
t _{PHL}	Propagation Delay CP to TC	3.3	3.5	11.0	14.0	2.5	15.5	ns	3–6
		5.0	2.0	8.0	11.0	2.0	11.5		
t _{PLH}	Propagation Delay CET to TC	3.3	2.0	7.5	9.5	1.5	11.0	ns	3–6
		5.0	1.5	5.5	6.5	1.0	7.5		
t _{PHL}	Propagation Delay CET to TC	3.3	2.5	8.5	11.0	2.0	12.5	ns	3–6
		5.0	2.0	6.0	8.5	1.5	9.5		

*Voltage Range 3.3 V is 3.3 V ±0.3 V.

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

Synchronous Presettable Binary Counter



AC CHARACTERISTICS (For Figures and Waveforms – See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

Symbol	Parameter	V _{CC} * (V)	74ACT163			74ACT163		Unit	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
f _{max}	Maximum Count Frequency	5.0	120	140	–	105	–	MHz	3–3
t _{PLH}	Propagation Delay CP to Q _n (\overline{PE} Input HIGH or LOW)	5.0	1.5	5.5	10.0	1.5	11.0	ns	3–6
t _{PHL}	Propagation Delay CP to Q _n (\overline{PE} Input HIGH or LOW)	5.0	1.5	6.0	11.0	1.5	12.0	ns	3–6
t _{PLH}	Propagation Delay CP to TC	5.0	2.5	7.0	11.5	2.0	13.5	ns	3–6
t _{PHL}	Propagation Delay CP to TC	5.0	3.0	8.0	13.5	2.0	15.0	ns	3–6
t _{PLH}	Propagation Delay CET to TC	5.0	2.0	5.5	9.0	1.5	10.5	ns	3–6
t _{PHL}	Propagation Delay CET to TC	5.0	2.0	6.0	10.0	2.0	11.0	ns	3–6

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

Avances en CMOS


A principios de la década del 2000, la necesidad de conseguir mayor velocidad de conmutación en CMOS, se solucionó empleando la técnica **strained silicon** la cual genera la compresión de átomos de Si en la red cristalina, mejorando la movilidad de los portadores. Intel emplea Si-Ge + Si en transistores PMOS y Si_3N_4 + Si en los del tipo NMOS.



Por otro lado la estructura simple de un transistor CMOS no puede seguir utilizándose para valores de longitud de canal inferiores a 22 nm debido a ciertos efectos que empiezan a aparecer (short channel effects), como la pérdida de control del gate en la distribución de la corriente I_{ds} , aumento de la corriente de pérdida para tensiones V_{gate} por debajo del umbral, etc.


Debido a esto se han ideado varias estructuras mas complejas a fin de poder mejorar el rendimiento de un transistor (mejores velocidades de conmutación a menor disipación de potencia mientras se disminuye el tamaño físico). Una de las actuales soluciones es el transistor es el FINFET multigate.

FET tipo Bulk




FINFET

FINFET Short Gate/Isolate Gate




Ejemplo de aplicación en el diseño de una compuerta NAND




SG-mode NAND

LP-mode NAND

FINFET Multi Gate



Surge de la necesidad de aumentar la densidad de corriente de carga y de controlar mejor los efectos de "short channel".



Vista en corte

Foto con microscopio

Familias Lógicas

Bibliografía:

Apuntes de teoría:

- "Familias Lógicas". S. Noriega.

Libros:

- "Sistemas Digitales". R. Tocci, N. Widmer, G. Moss. Ed. Prentice Hall.
- "Diseño Digital". M. Morris Mano. Ed. Prentice Hall. 3ra edición.
- "Diseño de Sistemas Digitales". John Vyemura. Ed. Thomson.
- "Diseño Lógico". Antonio Ruiz, Alberto Espinosa. Ed. McGraw-Hill.
- "Digital Design: Principles & Practices". John Wakerly. Ed. Prentice Hall.
- "Diseño Digital". Alan Marcovitz. Ed. McGraw-Hill.
- "Electrónica Digital". James Bignell, R. Donovan. Ed. CECSA.
- "Técnicas Digitales con Circuitos Integrados". M. Ginzburg.
- "Fundamentos de Diseño Lógico y Computadoras". M. Mano, C. Kime. Ed. Prentice Hall.
- "Teoría de conmutación y Diseño lógico". F. Hill, G. Peterson. Ed. Limusa.
- FinFETs and Other Multi-Gate Transistors Jean-Pierre Colinge . Springer 2008.
- Capítulo: FinFET Circuit Design. Nanoelectronic System Design. Prateek Mishra .Springer 2011.

Familias Lógicas

Bibliografía (continuación):

Notas de aplicación y manuales:

- Nota de aplicación "AN-104" de Micrel (www.micrel.com).
- Hojas de datos del HFBR-5903A: "5988-8033EN" (www.agilent.com).
- Nota de aplicación "scba008b" de Texas Instruments (www.ti.com).
- Nota de aplicación "AN-138" de Altera (www.altera.com).
- Nota de aplicación "ssapexlvds" de línea APEX (Altera).
- Nota de aplicación "LVDS Owner manual de National" (www.national.com).
- Hojas de datos del DS90LV031A de National.
- Hojas de datos del DS90LV032A de National.
- Reportes tecnológicos de IBM (www.ibm.com).
- Notas de aplicación y hojas de datos sobre ECL (www.onsemi.com).
- Nota de aplicación "AN1058" de Maxim (www.maxim-ic.com).
- Nota de aplicación "Comparison of CML and LVDS for High-speed serial links" de Cypress (www.cypress.com).
- Nota de aplicación "Virtex-E LVPECL receivers in multi-drop applications" de Xilinx (www.xilinx.com).
- Hojas de datos de FPGA serie Virtex-E de Xilinx.
- Hojas de datos de FPGA serie Stratix de Altera.
- Introducing Innovations at 28 nm to Move Beyond Moore's Law. White paper WP-01125-1.2. Intel 2012.